

## CONTENTS

<b>Raimund Ubar, Gert Jervan, Artur Jutman, Jaan Raik, Peeter Ellervee, Margus Kruus.</b> Research in Digital Design and Test at Tallinn University of Technology.....	4
<b>Øystein Gjermundnes, Einar J. Aas.</b> Enhancing Path Delay Fault Coverage by Weighted Pseudorandom Test Generation.....	13
<b>Arkadij Zakrevskij.</b> Programming Calculations in Many-Dimensional Boolean Space.....	19
<b>Ondřej Novák, Jiří Jeníček.</b> Test Pattern Overlapping - a Promising Compression Method for Narrow Test Access Mechanism SOC Circuits .....	26
<b>Ivan E. Villalon-Turrubiates and Yuriy V. Shkvarko</b> Comparative Study of the Descriptive Experiment Design and Robust Fused Bayesian Regularization Techniques For High-Resolution Radar Imaging.....	34
<b>Oleksiy V. Klymenko.</b> Theoretical Study of Diffusion and Adsorption Inside Nano- and Mesoporous Active Particles.....	49
<b>Natalia Shabaldina, Nina Yevtushenko.</b> Solving Parallel Multi Component Automata Equations....	55
<b>Dmitry Speranskiy.</b> Experiments with the Linear Automata and Synthesis Test to Them.....	58
<b>Dmitrienko V.D., Leonov S.Yu., Gladkikh T.V.</b> Research digital devices by means of modelling system on the basis of K-Value differential calculus.....	63
<b>Igor N. Presnjakov, Leonid I. Nefedov, Stanislaw A. Krivenko, and Alexander P. Stativka.</b> Theory and Applications of Constrained Linear Predictive (LP) models.....	70
<b>A. Filipenko, O. Sychova.</b> Monitoring of Photonic-Crystal Fibers Positioning in the Connection Process.....	78
<b>Ryabtsev V.G, Almadi M.K.</b> Features of Decision Support's Program at Choice of Tests Optimized Sequence for Semiconductors Memory Diagnosing .....	84
<b>Vladimir Hahanov, Eugenia Litvinova, W. Gharibi.</b> General Testing Models of SOC Hardware- Software Components .....	88
Preparation of Papers for IEEE TRANSACTIONS and JOURNALS.....	96